当前位置:首页 >> 建筑/土木 >>

Current Status and Challenges of SoC Verification for_图文

An Application-Specific Design Methodology for STbus Crossbar Generation

Author: Srinivasan Murali, Giovanni De Micheli Proceedings of the DATE’05,pp.1176-1181,2005

Presenter : Ching-Yuan Lin Date : 2007/1/22 Seminar book :P120

Abstract
?

As the communication requirements of current and future Multiprocessor Systems on Chips (MPSoCs) continue to increase, scalable communication architectures are needed to support the heavy communication demands of the system. This is reflected in the recent trend that many of the standard bus products such as STbus, have now introduced the capability of designing a crossbar with multiple buses operating in parallel. The crossbar configuration should be designed to closely match the application traffic characteristics and performance requirements. In this work we address this issue of application-specific design of optimal crossbar (using STbus crossbar architecture), satisfying the performance requirements of the application and optimal binding of cores onto the crossbar resources. We present a simulation based design approach that is based on analysis of actual traffic trace of the application, considering local variations in traffic rates, temporal overlap among traffic streams and criticality of traffic streams. Our methodology is applied to several MPSoC designs and the resulting crossbar platforms are validated for performance by cycle-accurate SystemC simulation of the designs. The experimental case studies show large reduction in packet latencies (up to 7×) and large crossbar component savings (up to 3.5×) compared to traditional design approaches.

2

STbus Crossbar Architecture
?

Low-latency, high bandwidth infrastructure
?

Interface components: arbiters and frequency/data width adapters

※Full crossbar architecture
Initiators Arbiters Buses Targets Initiators Buses Arbiters Targets

I1 I2 I3

A1 A2 A3

Bus 1 Bus 2 Bus 3

T1 T2 T3

I1
I2 I3

Bus 1 Bus 2 Bus 3

A1 A2
A3

T1 T2 T3

Initiator-Target crossbar

Target-Initiator crossbar

※Partial crossbar architecture
Initiators Arbiters Buses Targets

I1

A1

Bus 1

T1 T2

I2
I3

A2

Bus 2

T3

Initiator-Target crossbar
3

What’s the Problem
?

Full crossbar is expensive
? ?

Lot of wires and gates Partial crossbar is a compromise solution

?

Optimum partial crossbar
?

?
?

Latency close to full crossbar Fewer component and area How to design best partial crossbar for applications?

4

Application Traffic analysis
?

Example traffic trace from 3 Targets

※Traffic trace T1: T1: T2
Merge t1&t2

T2:

T3:

overlap

Simulation period:

Simulation period:

?

Overlap is increase average and peak latency

5

?

Consider criticality of streams
?

Targets with overlapping real-time stream should not share the same bus
※Traffic trace T1: T2 T3:
Simulation period:

Real time constraint

6

Crossbar design approach
?

Simulation time window for analysis
?

Split to fixed sized windows
Satisfy bandwidth requirement
?

?

In each simulation window
?

The total receives data of every core (place on same bus) must less or equal than window size

? ?

Minimize overlaps among streams Consider criticality of streams
T1: T2 T3:

overlap
Windows 1

Simulation period:

Windows 2
7

Design flow for partial crossbar design

8

Phase1
? ?

Full crossbar traffic in perfect communication Data collection hardware add to arbiters
?

Traffic collection on each window
? ?

?

Data rate for each core Overlap among streams Criticality of streams

9

Phase 2: Pre-processing
?

Core that should be different buses
? ? ?

Cores with large overlap (above threshold) (1) Cores with overlapping criticality streams (2) Non-satisfy bandwidth requirements (4)
To bound maximum latency (8)
?

?

Maximum number of cores on bus
?

Worst case: packets to all the target onto a bus can arrive in the same cycle

T1: T2: T3:
Simulation period:

One packet (burst)
10

Phase 3: Crossbar Design Start with a single bus ? Check for feasible solution
?
? ? ?

Satisfy window bandwidth constraints (4) Place forbidden core on different buses (1)(2) Fewer than maximum number of cores on each bus(8)

Repeat step2, incrementing the number of buses by 1 ? Optimal binding:
?
?

Minimize overlap on each bus (11)

11

Experiment result
?

Application benchmark
?

?
? ? ?

Matrix suite-1 (25 cores) Matrix suite-2 (21 cores) FFT suite (29 cores) Quick sort suite (15 cores) DES encryption system (19 cores)

※Matrix multiplication benchmark-2 (21 cores)
?

Initiator-target full crossbar
?

Need 12 bus Need 9 bus

?

Target-initiator full crossbar
?

?

FC bus count = 21

12

The average and maximum packet latencies
?

Latencies of crossbar (avg) are 4x to 7x higher than crossbar designed using our scheme

? ?

Win : optimal partial crossbar Avg: crossbar base communication traffic flow ,by relaxing overlap constraints and using a single window

13

Effect of window size variations

?

a) Small window size:
?

?

Finer control of the performance parameters and crossbars have lower latencies Disadvantage: over-design of the network component

?

b) the acceptable window size for various burst size
14

Overlap threshold setting

?

From experiments, threshold value can be set:
?
?

30%-40% of window size for conservative design 10% of window size for conservative designs

15

Conclusion
?

Presented methodology for STbus crossbar design
? ? ?

local variations in traffic Overlap of streams Criticality of traffic streams

?
?

Large saving in components, good performance Approach can be extended to other bus designs

16


相关文章:
SoC系统验证方法研究_图文.pdf
andchallenges faced bySoCdesign are analyzed,nextthesolutionlevel of SoCsystem...for System-on-a-Chip Designs 2002 5.Dempster D;Stuart M Verification ...
Day_5_SoC_Verification_图文.pdf
Day 5. Functional Verification of SoC Agenda SoC...methodology, process, and organizational challenges....Current Status and Cha... 16页 免费 SoC HW...
Current status and challenges of typhoon forecastin....pdf
Current status and challenges of typhoon forecasting and warning systems in ...(NWP)system for tropical cyclone rainfall and strong wind is going to play...
PKUnity A SoC Design and Verification Platform_图文.ppt
PKUnity A SoC Design and Verification Platform_信息与通信_工程科技_专业资料...CDC Verification Tool For Lots of Asynchronous Clock Domains August 06 ...
Biorefineries Current Status, Challenges, and Futur....pdf
Biorefineries Current Status, Challenges, and Future...Collection and delivery of biomass for fuel and ...Am. Chem. Soc., DiV. Fuel Chem. 1989, 34 ...
第一章soc绪论_图文.ppt
What is SoC ? SoC Design Trend & Challenges ?...Verification of function, performance, Example: ...for data access and control Source: ITRS, 2003 ...
...solutions and design-for-trust challenges_图文.pdf
for-trust challenges_信息与通信_工程科技_专业资料...(SoC) design can contain several layered and ...Due to the lack of complete verification coverage...
...Current_Status_and_Future_of_Energy_Storage_Syst....pdf
Current Status and Future of Energy Storage System...70%SOC 150 W/kg(30min) Long-term Target 600...[5] Battery technology life verification test ...
Current Status and Recommendations for the F_图文.ppt
Current Status and Recommendations for the F_建筑/土木_工程科技_专业资料。...and continuous product quality verification JJW FDA PAT Chemometrics 2'02 13...
SoC系统级软件测试_图文.pdf
SoC系统级软件测试_电子/电路_工程科技_专业资料。系统软件在SoC中的比例越来越...of SoCs and multicore designs continues to create new verification challenges...
Nuts and Bolts of Core and SoC Verification.pdf
Nuts and Bolts of Core and SoC Verification_专业...what the challenges are, and where we need to ...Current Status and Cha... 16页 免费 ...
Current Status and Future Prospects of CISCuT Based....pdf
Current Status and Future Prospects of CISCuT Based Solar Cells andModules_电子/电路_工程科技_专业资料。Mat. Res. Soc. Symp. Proc. Vol. 763 ? 2003 ...
SOC开发板简介_图文.pdf
Chang et al, Kluwer Academic Publishers, 1999 10/22 Challenges in SoC Era...Design and Verification of An ARM9-like Embedded Microprocessor ? A Novel ...
Introduction to SOC and IP Design_图文.pdf
Challenges in SoC era Time-to-market Process roadmap acceleration ...of A RAM-based Internet Protocol Routing Table Lookup Design and Verification...
...Flow for Verification of Mixed-Signal SoC with E....pdf
Qualified Design Flow for Verification of Mixed-Signal SoC with Embedd_专业...Current Status and Cha... 16页 免费 tomorrow_for_SoC_desig... 8页 ...
NoCs Design for Verification SIGNAL TECHNOLOGY_图文.pdf
the verification and test of the networks on ...several interface standards for SoC interconnection....challenges are increasing significantly with the ...
...of the RMB-Current Status,Existing Challenges,an....pdf
Internationalization of the RMB-Current Status,Existing Challenges,and Future Steps_经济/市场_经管营销_专业资料。人民币国际化:现在、挑战与未来 ...
...Power, Signal, and Reliability Verification on 3....pdf
Challenges for Power, Signal, and Reliability Verification on 3D-IC/Silicon ...August 31, 2012 Apache Design, a subsidiary of ANSYS RAM SoC rails via ...
Current Status, Problems and Challenges in Lithium-....pdf
The current status, problems and challenges of lithium-sulfur battery are ...Soc., 2013, 160(6): A873?A881. [38] Xiong S Z, Xie K, Diao Y...
VMM验证方法学研究及SystemC实现(硕士论文)_图文.pdf
theⅧinfrastructuregiveasetof and express implomentreusability,extensibility,and systematicsolutionsto handlecurrentSoCverificationchallenges.For commercialconsideration,...